window.dataLayer = window.dataLayer || []; function gtag(){dataLayer.push(arguments);} gtag('js', new Date()); gtag('config', 'G-DZ8LQ4EHBC');

Academics

Dionisis Diamantopoulos
  
  
  

    Journals

  • On Supporting Rapid Prototyping of Embedded Systems with Reconfigurable Architectures

    Integration, the VLSI Journal, 58 (2017)

  • An FPGA-based Integrated MapReduce Accelerator Platform

    Journal of Signal Processing Systems 2017

  • Mitigating Memoryinduced Dark Silicon in Many-Accelerator Architectures

    IEEE Computer Architecture Letters, Vol.: 14, Issue: 2, March 2015

  • GENESIS: Parallel Application Placement onto Reconfigurable Architectures

    ACM TECS, Trans. Embedded Computing Systems, Vol. 14, No. 1, Article 18, January 2015

  • Plug&Chip: A Framework for Supporting Rapid Prototyping of 3-D Hybrid Virtual SoCs

    ACM Transactions on Embedded Computing Systems (TECS), Vol. 13, No. 5s, Article 168, November 2014

  • SPARTAN: Developing a Vision System for Future Autonomous Space Exploration Robots

    Journal of Field Robotics, Special Issue: Special Issue on Space Robotics, Part 2, Volume 31, Issue 1, pages 107– 140, January/February 2014

  • A Framework for Rapid Evaluation of Heterogeneous 3-D NoC Architectures

    Microprocessors and Microsystems, Elsevier. October 2013

  • A Framework for Performing Rapid Evaluation of 3-D SoCs

    Electronics Letters, Volume: 48, Issue: 12, pp. 679 – 681, 7 June 2012

  • A Systematic Methodology for Reliability Improvements on SoC-based Software Defined Radio Systems

    VLSI Design, Volume 2012
    • Load More

    Conferences

  • High-Level Synthesis Extensions for Scalable Single-Chip Many-Accelerators on FPGAs

    in PhD Forum, International Conference on Field-programmable Logic and Applications (FPL), 2015

  • SPARTAN/SEXTANT/COMPASS: Advancing Space Rover Vision via Reconfigurable Platforms

    in Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC), 2015

  • Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures

    in Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC), 2015
    • Dionisis Diamantopoulos ,
    • George Economakos and
    • Dionysios Reisis

    Using High-Level Synthesis to Build Memory and Datapath Optimized DSP Accelerators

    in 21st IEEE International Conference on Electronics Circuits and Systems (ICECS), 2014

  • A New Design Paradigm for Floating-Point DSP Applications Based on ESL/HLS and FPGAs

    in IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), 2013

  • HVSoCs: A Framework for Rapid Prototyping of 3-D Hybrid Virtual System-on-Chips

    in Proceedings of the Workshop on Virtual Prototyping of Parallel and Embedded Systems (ViPES),2013

  • A Framework for Supporting Parallel Application Placement onto Reconfigurable Platforms

    in Proceedings of PARMA Workshop, 2013

  • FPGA-based Path-planning of High Mobility Rover for Future Planetary Missions

    in Proc. 19th IEEE International Conference on Electronics, Circuits, and Systems, 2012

  • On Designing Self-Aware Reconfigurable Platforms

    in Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS), 2012

  • Hardware Implementation of Stereo Correspondence Algorithm for the Exomars Mission

    in Proccedings of Field Programmable Logic (FPL), 2012

  • SPARTAN Project: On Profiling Computer Vision Algorithms for Rover Navigation

    in Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2012

  • “The SPARTAN Project: FPGA-based Implementation of Computer Vision Algorithms Targeting to Space Applications”

    PAnhellenic Conference on Electronics and Telecommunications (PACET), 2011, Greece
    • Efstathios Sotiriou-Xanthopoulos ,
    • Dionisis Diamantopoulos ,
    • George Economakos and
    • Dimitrios Soudris

    Design and Experimentation with Low-Power Morphable Multipliers

    in Proceedings of 18th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2011

  • Configurable Baseband Digital Transceiver for Gbps Wireless 60 GHz Communications

    in Proceedings of 18th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2011

  • SPARTAN Project: Efficient Implementation of Computer Vision Algorithms onto Reconfigurable Platform Targeting to Space Applications

    in Proceedings of 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2011

  • Thermal optimization for micro-architectures through selective block replication

    in Proceedings of Int. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS), 2011

  • A Novel Methodology for Architecture-Level Exploration of 3D SoCs

    in Proceedings of 6th International conference on Design & Technology of Integrated Systems in nanoscale era (DTIS), 2011
    • Load More

    Workshops

  • A Framework for Rapid System-Level Synthesis Targeting to Reconfigurable Platforms

    in 9th HiPEAC Workshop on Reconfigurable Computing 2015, WRC 2015, collocated with HiPEAC Conference 2015, Jan. 19-21, 2015, Amsterdam, The Netherlands

  • A Reconfigurable Baseband Architecture for Gbps Wireless 60 GHz Communications

    in DEPCP Friday Workshop,held in conjunction with the DATE 2013 Conference

  • A Framework for Performing Fault- Tolerant Placement Based on Genetic Algorithm

    in Workshop on Reconfigurable Computing (WRC), January 21, 2013, Co-located with HiPEAC Conference 2013, Berlin, Germany

  • SPARTAN: Efficient Implementation of Computer Vision Algorithms for Autonomous Rover Navigation

    in Workshop on Reconfigurable Computing (WRC), January 21, 2013, Co-located with HiPEAC Conference 2013, Berlin, Germany

  • An FPGA implementation of SURF algorithm for the ExoMars programme

    in Workshop on Reconfigurable Computing (WRC), January 21, 2013, Co-located with HiPEAC Conference 2013, Berlin, Germany

  • Thermal-aware SoC design through micro-architectures selective block replication

    in ACACES 2012, Eighth International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, 8-14 July, 2012, Fiuggi, Italy

  • Towards Accelarating Computer Vision Algorithms Targeting to Space Applications with a Heterogeneous Platform

    in DATE 2012 Friday Workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications (DEPCP 2012), Dresden, Germany, March 12- 16, 2012
    • Marcos Avilés Rodrigálvarez ,
    • Kostas Siozios ,
    • Dionisis Diamantopoulos ,
    • Lazaros Nalpantidis ,
    • I. Kostavelis ,
    • Evangelos Boukas ,
    • Dimitrios Soudris and
    • Antonios Gasteratos

    Workshop on Computer Vision on Low-Power Reconfigurable Architectures

    International Conference on Field Programmable Logic and Applications, Sept. 2011, Chania, Greece

  • Rapid Evaluation of 3-D Interconnection Schemes

    W5 3D Integration Workshop, DATE'11 Friday Workshop, Grenoble, France, March 14-18, 2011
    • Load More