

Hardware-Software-OS Cooperative Techniques for Efficient and Secure Computing

Co-designing software, hardware, and the operating system is a promising approach towards (i) accelerating a wide spectrum of modern applications like graph analytics, generative AI, and recommender systems, (ii) designing intelligent and efficient OS policies like memory management, storage management, container spawning, and (ii) hardening system and processor security.

We are searching for students who are interested in any of these hardware-software-OS codesign research topics:

- 1. Hardware/OS co-design to enable efficient and secure memory and compute resources
 - a. New out-of-the-box virtual memory designs with a focus on new memory trends like CXL memory pooling, processing-near-memory, processing-using memory, and instorage processing
 - b. Establishing new protection schemes against microarchitectural attacks that leverage the OS to introduce new vulnerabilities
 - c. Design of specialized hardware to enable efficient system-level operations (e.g., context switching, spawning containers, spawning VMs)
 - d. Design of data-centric and data-aware kernel-level memory and disk management operations
 - e. Simulation and FPGA-based infrastructures to enable hardware/OS co-design studies

2. Designing software and hardware solutions to harden the security of emerging paradigms like processing-in-memory and in-storage processing

Requirements:

- Strong coding (mainly C/C++) skills
- Strong computer architecture and operating systems background
- Strong work ethic

Suggested readings:

[1] Konstantinos Kanellopoulos et al.<u>"Victima: Drastically Increasing Address Translation Reach by Leveraging</u> <u>Underutilized Cache Resources</u>" MICRO 2023 [2] Konstantinos Kanellopoulos et al. <u>"Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address Mappings"</u> MICRO 2023

[3] Vijaykumar et al. <u>"A Case for Richer Cross-layer Abstractions: Bridging the Semantic Gap with Expressive</u> <u>Memory"</u> ISCA 2018

[4] Hajinazar et al. <u>"The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory</u> <u>Framework"</u> ISCA 2020

[5] Kanellopoulos et al. "<u>Amplifying Main Memory-Based Timing Covert and Side Channels using Processing-in-Memory Operations</u>" arXiv 2024

[6] Onur Mutlu, <u>"Intelligent Architectures for Intelligent Machines"</u> Invited paper in DATE 2021

If you are interested, please email:

Konstantinos Kanellopoulos, <u>konkanello@gmail.com</u>, https://konkanello.github.io/ Dimosthenis Masouros Ph.D.: (<u>dmasouros@microlab.ntua.gr</u>) Prof. Onur Mutlu, <u>omutlu@gmail.com</u>, <u>https://people.inf.ethz.ch/omutlu/</u> Prof. Dimitrios Soudris: (<u>dsoudris@microlab.ntua.gr</u>)