

From DRAM to NVM : Technologies & Challenges

Manolis Katsaragakis mkatsaragakis@microlab.ntua.gr

National Technical University of Athens & KU Leuven





- Introduction
- NVM Challenges
- Intel Optane DC Persistent Memory
- Conclusion



- Introduction
- NVM Challenges
- Intel Optane DC Persistent Memory
- Conclusion



- Volatile memory, is computer memory that requires power to maintain the stored information; it retains its contents while powered on but when the power is interrupted, the stored data is quickly lost.
- Traditional types of Non-Volatile Memories and Storage:



SRAM/DRAM



- Non-volatile memory (NVM) or non-volatile storage is a type of computer memory that can retrieve stored information even after having been power cycled.
- Traditional types of Non-Volatile Memories and Storage:





Traditional Memory Hierarchy





SRAM/DRAM TECHNOLOGIES



SRAM/DRAM TECHNOLOGIES

• Volatile

SSD/HDD TECHNOLOGIES

• Non Volatile



SRAM/DRAM TECHNOLOGIES

- Volatile
- Low Access Latency

- Non Volatile
- High Access Latency



SRAM/DRAM TECHNOLOGIES

- Volatile
- Low Access Latency
- High Cost per GB

- Non Volatile
- High Access Latency
- Low Cost per GB



SRAM/DRAM TECHNOLOGIES

- Volatile
- Low Access Latency
- High Cost per GB
- Byte Addressable

- Non Volatile
- High Access Latency
- Low Cost per GB
- Block-Word Addressable



- Non Volatile
- High Access Latency
- Low Cost per GB
- Block-Word Addressable
- Expensive I/O Commands

- SRAM/DRAM TECHNOLOGIES
- Volatile
- Low Access Latency
- High Cost per GB
- Byte Addressable
- Fast load/store Commands



SRAM/DRAM TECHNOLOGIES

- Volatile
- Low Access Latency
- High Cost per GB
- Byte Addressable
- Fast load/store Commands
- High Leakage Power
- Limited Density Scaling

- Non Volatile
- High Access Latency
- Low Cost per GB
- Block-Word Addressable
- Expensive I/O Commands
- Mechanical Components



SRAM/DRAM TECHNOLOGIES

- Volatile
- Low Access Latency
 - High Cost per GB
- Byte Addressable
- Fast load/store Commands
- High Leakage Power
- Limited Density Scaling

SSD/HDD TECHNOLOGIES



- High Access Latency
- Low Cost per GB
 - Block-Word Addressable
 - Expensive I/O Commands
- Mechanical Components

Can we combine them, while avoiding the pitfalls of each technology?



Emerging Non Volatile Memories – Storage Class Memories





- Non volatile
- No periodically data refresh required
- Near-zero standby power
- Near DRAM access latency
- Byte-addressability
- High density and scalability
- Assymetric properties of reads and writes
- Limited write endurance



Overview of Volatile/Non Volatile Memory Technologies

17





	SRAM	DRAM	РСМ	ReRAM	STT- RAM	FeRAM	MRAM	NAND Flash	HDD
Read Latency	0.2-2 ns	10 ns	20-85 ns	10-20 ns	5-15 ns	25 ns	5-10 ns	15-35 $\mu {\rm s}$	8.5-9.5 ms
Write Latency	0.2-2 ns	10 ns	150- 1000 ns	100 ns	10-30 ns	75 ns	12 ns	$200-500 \ \mu s$	8.5-9.5 ms
Access Granularity	64B	64B	64B	64B	64B	64B	64B	512B	512B
$\begin{array}{c} \text{Cell Size} \\ (F^2) \end{array}$	100-120	60-100	4-12	4-10	6-50	2-5	32	4-6	2/3
Write Endurance (writes/cell)	10^{16}	10^{18}	10^{8}	10^{10}	10^{12} - 10^{15}	10^{15}	10^{15}	10^4 - 10^5	$> 10^{16}$
Program Energy/bit	High	2 pJ	100 pJ	2 pJ	0.02 pJ	2 pJ	120 pJ	10 nJ	NA
Leakage Power	High	Medium	Low	Low	Low	Low	Low	Low	Low
Volatile	Yes	Yes	No	No	No	No	No	No	No



- Introduction
- NVM Challenges
- Intel Optane DC Persistent Memory
- Conclusion



Overview of NVM Challenges





How can we embed NVM technologies to existing architectures?



(a) Hybrid DRAM-NVM Architecture

(b) Single NVM Architecture

21



Logical Architecture in Hybrid Schemes







(a)DRAM as cache, NVM as main memory (b) NVM as extension of DRAM (c) DRAM as temporary buffer, NVM as main memory



- How applications can benefit from SCM?
- How should OS adapt on SCM-oriented architectures?
- Which data should be stored in SCM and which in DRAM in hybrid architectures?
- How to keep data consistent?
- How should memory management change?
- How can we handle fault tolerance in case of system crashes?
- Can traditional file system be stored in SCM?



- What criteria should a data structure allocation scheme satisfy?
 - 1. Respect r/w asymmetry
 - 2. Respect the reduced write endurance
 - 3. Maximize throughput
 - 4. Consistency & Persistence
 - 5. Scalability
 - 6. Logging and Recovery
 - 7. Efficient Space Utilization
 - 8. Other specific goals
- What data structures should someone select?
- Where a structure should be stored?



A Simple Example of a Software Design Challenge : Data Structure Design

25





- Which data should be stored in SCM and which in DRAM in a hybrid architecture?
- A simple example:



Non Persistent Data!

Persistent Data!

In case of a system crash what happens?



A Simple Example of a Software Design Challenge : Data Structure Design



- leaf nodes are placed in SCM using a persistent linked-list
- inner nodes are placed in DRAM and can be rebuilt as long as the leaves are in a consistent state
- Respect write endurance in SCM, i.e. minimize the number of writes in leafs

<u>Selective persistence</u> can be described as keeping in SCM the minimal set of primary data on which all the implementation effort for consistency will be focused, and rebuilding all non-primary data that is placed in DRAM upon recovery

A Simple Example of a Software Design Challenge : Typical Flow of Data Placement

28



How can we avoid bottlenecks on NVM?

- **Performance Insensitivity** : Is read bandwidth < *α* GB/s and write bandwidth < *θ* GB/s?
- Write Throttling : Does write bandwidth exceed γ GB/s?

KU LEUVEN

• Write Amplification : Do we notice high percentage of small size writes(< δ bytes)?



- Introduction
- NVM Challenges
- Intel Optane DC Persistent Memory
- Conclusion



Intel-Micron 3D Xpoint Architecture

TE HOUSE

1971

EPROM

1966

DRAM

1961

SRAM

1956

PROM

1947

Ram

A TIMELINE OF MEMORY CLASS INTRODUCTIONS

1989 NAND Flash 1988 Memory NOR Flash Memory

ITS BEEN DECADES SINCE THE LAST MAINSTREAM MEMORY

3D XPoint



- Benefits of both DRAM and NAND flash memory
- Better endurance than NAND memory cells
- 3D Xpoint faster than NAND and has higher write endurance





3D XPoint[™] Technology**:** An Innovative, High-Density Design

Cross Point Structure

Perpendicular wires connect submicroscopic columns. An individual memory cell can be addressed by selecting its top and bottom wire.

Non-Volatile

3D XPoint[™] Technology is non-volatile—which means your data doesn't go away when your power goes away—making it a great choice for storage.

High Endurance

Unlike other storage memory technologies, 3D XPoint[™] Technology is not significantly impacted by the number of write cycles it can endure, making it more durable. Stackable These thin layers of memory can be stacked to further boost density.

Selector

Whereas DRAM requires a transistor at each memory cell—making it big and expensive—the amount of voltage sent to each 3D XPoint** Technology selector enables its memory cell to be written to or read without requiring a transistor.

Memory Cell Each memory cell can store a single bit of data. Intel and Micron claimed that 3D XPoint was **1000x faster** than NAND, with **1000x** the **endurance**, and **10x** the **density** potential of DRAM



Inte Optane DC Persistent Memory

	Intel [®] Optane [™] DC Persistent Memory	Intel [®] Optane [™] DC SSD with Intel [®] Memory Drive Technology	Intel [®] Optane [™] DC SSD		
		intel	- Intel		
Interface	Memory Channel	PCIe* Bus	PCIe* Bus		
Capacity	Up to 512 GB per DIMM	Up to 1.5 TB per SSD	Up to 1.5 TB per SSD,		
Intel Platform	2nd Generation Intel® Xeon® Scalable	Any	Any		
Function	App Direct Mode: Persistent Memory Memory Mode: Volatile Memory Storage Over App Direct Mode: Persistent Storage	Volatile Memory	Persistent Storage		
Form Factor	DIMM	U.2, M.2, AIC	U.2, M.2, AIC		
Operating System	Windows*, Linux*, VMware ESXi*	Linux	Any		

- Intel[®] Optane[™] DC persistent memory is an innovative memory technology that delivers a unique combination of affordable large capacity and support for data persistence
- Based on 3D Xpoint Technology (Phase Change Memory-PCM)

128, 256, 512 GB ~ 6.5\$/GB DDR4 Pin Compatible



Intel-Micron 3d XPoint



Latency measurements by technology¹





Source: https://www.anandtech.com/Show/Index/9470?cPage=5&all=False&sort=0&page=1&slug=intel-and-micron-announce=3d-xpoint-nonvolatile-memory-technology-1000x-higher-performance-endurance-than-nand

EMBARGO: APRIL 2, 2019 (10:00AM PACIFIC TIME)

intel

34



Intel[®] Optane[™] DC Persistent Memory





Intel Optane DC: Memory Mode





Memory Mode Transaction Flow





Memory Mode Transaction Flow





Intel Optane DC: App Direct Mode





App Direct Mode Transaction Flow





41

How applications can access persistent memory devices?



Source: https://docs.pmem.io/persistent-memory/getting-started-guide/what-is-pmdk

- traditional POSIX standard APIs such as read, write, pread, and pwrite, or load/store operations such as memcpy
- application I/O bypasses existing filesystem page caches and goes directly to/from the persistent memory media



- The Persistent Memory Development Kit (PMDK), formerly known as <u>NVML</u>, is a growing collection of libraries and tools
- Source code of PMDK: <u>https://github.com/pmem/pmdk/</u>
- PMDK offers application developers many libraries and features:
 - **libpmem:** provides low-level persistent memory support
 - **libpmemobj:** provides a transactional object store, providing memory allocation, transactions, and general facilities for persistent memory programming
 - **libpmemblk:** supports arrays of pmem-resident blocks, all the same size, that are atomically updated
 - **libpmemlog:** provides a pmem-resident log file
 - **libvmem:** turns a pool of persistent memory into a volatile memory pool, similar to the system heap but kept separate and with its own malloc-style API
 - **libvmmalloc:** library transparently converts all the dynamic memory allocations into persistent memory allocations
 - **libpmemtool:** provides support for off-line pool management and diagnostics
 - **librmem:** provides low-level support for remote access to persistent memory utilizing RDMA-capable RNICs.
 - **libvmemcache:** is an embeddable and lightweight in-memory caching solution. It's designed to fully take advantage of large capacity memory, such as Persistent Memory with DAX, through memory mapping in an efficient and scalable way



- SAP HANA is an:
 - in-memory
 - column-oriented
 - relational database management system.
- Its primary function as a database server is to store and retrieve data as requested by the applications.
- Performs advanced analytics (predictive analytics, spatial data processing, text analytics, text search, streaming analytics, graph data processing) and includes extract, transform, load (ETL) capabilities as well as an application server.





- SAP HANA is the first major database platform that is specifically optimized for Intel® ٠ **Optane[™] DC persistent memory**
- Uses it in App Direct Mode •



Hot	DRAM and Intel Optane persistent memory Used by SAP HANA	This tier is used to store mission-critical data for real-time processing and analytics. Data is retained in-memory for the SAP HANA database.	5	With greater memory	
Warm	Flash-based storage Used by extension nodes and SAP HANA dynamic tiering	This tier is used to store data with reduced performance service-level agreements (SLAs), which is less frequently accessed. Data is stored on a lower-cost storage, managed as a unified part of the SAP HANA database.		can move to the hot tier.	
Cold	Spinning disk–based storage Used by SAP Vora [®] , Apache Hadoop, and Apache Spark	This tier is used to store voluminous data for sporadic or limited access. Data is stored on lower-cost storage, like disk or Hadoop, managed separately from the SAP HANA database, but it is still accessible at any time.			









Source: https://blogs.sap.com/2018/12/03/sap-hana-persistent-memory/



Redis is an open source (BSD licensed), in-memory data structure store, used as a database, cache and message broker





USAGE EXAMPLE: REDIS





- Reduce TCO by moving large portion of data from DRAM to Intel[®] Optane[™] DC persistent memory.
- Optimize performance by using the values stored in persistent memory instead of creating a separate copy of the log in SSD (only pointer written to log):
 - Direct access vs. disk protocol
- Moving Value to App Direct reduces DRAM and optimizes logging by 2.27x



- Introduction General about Non Volatile Memories (NVM)
- NVM Challenges
- Intel Optane DC Persistent Memory
- Conclusion



- Non Volatile Memories are an uprising trend in storage and memory
- Challenges in terms of computer architecture
- Challenges in terms of software design
- Intel Optane DC



